|
3D Viewer not working after upgrade (solved)
|
|
4
|
1408
|
September 3, 2020
|
|
VIAs thermal relief
|
|
7
|
6255
|
October 23, 2015
|
|
3D Model : edge mounted DB9, unavailable in 5.1.10?
|
|
4
|
2501
|
October 28, 2021
|
|
High resolution screen problems
|
|
4
|
2499
|
February 27, 2017
|
|
Resolved - Breaking Design into Multiple PCBs
|
|
7
|
6232
|
October 2, 2020
|
|
Change wire colour for multiple wires at once?
|
|
7
|
6229
|
May 12, 2021
|
|
SMT pad with a plated-through hole
|
|
8
|
5868
|
June 1, 2021
|
|
Adding images to Schematic editor
|
|
3
|
8796
|
June 7, 2018
|
|
SnapEDA - Invalid footprints being generated
|
|
8
|
1850
|
April 11, 2022
|
|
KiCad flattening fillets(or arcs) after importing a DXF file all of a sudden
|
|
2
|
1802
|
November 7, 2017
|
|
Best method for converting old PCB to schematic
|
|
5
|
7158
|
January 31, 2023
|
|
How to replace a part/symbol?
|
|
7
|
6186
|
June 8, 2018
|
|
Select Active Layer For Graphics EVERY TIME
|
|
7
|
1955
|
September 22, 2017
|
|
Drill Hole Sizes
|
|
4
|
7813
|
April 16, 2018
|
|
Automatic router on PCBNEW
|
|
5
|
7130
|
April 19, 2020
|
|
SOP-8 footprint (solved)
|
|
6
|
6595
|
June 22, 2019
|
|
Use module as board outline
|
|
8
|
5812
|
July 23, 2016
|
|
Autorouter / copper pour inconsistency
|
|
3
|
1552
|
May 2, 2018
|
|
KiCad/ngspice 555 timer simulation
|
|
6
|
6568
|
November 30, 2021
|
|
Has anybody libraries for thermistors?
|
|
8
|
5793
|
April 7, 2021
|
|
Net classes in Eeschema (5.99)
|
|
5
|
2244
|
November 8, 2020
|
|
Docker build of KiCad 5 with Python scripting
|
|
4
|
2455
|
December 14, 2018
|
|
Simulate a cable connection in schematic / pcb?
|
|
7
|
6138
|
August 11, 2021
|
|
CD4051 power pins not available in schematic symbol
|
|
8
|
5777
|
November 25, 2018
|
|
Positioning pin names
|
|
5
|
7077
|
August 30, 2018
|
|
How to route track on USB C Receptacle B Row?
|
|
5
|
2237
|
May 27, 2023
|
|
How Long Looking for Errors or Improvements VS Spinning Again?
|
|
8
|
1826
|
July 13, 2017
|
|
Analog Potentiometer
|
|
4
|
7746
|
December 26, 2020
|
|
PCB Net Highlight in version 6?
|
|
4
|
7738
|
April 15, 2022
|
|
[SOLVED] Transformer models in simulation
|
|
5
|
7066
|
June 4, 2018
|
|
Length matching SDIO interface
|
|
6
|
6529
|
August 19, 2019
|
|
ERC - Power input pins and passive components
|
|
5
|
3961
|
March 4, 2021
|
|
Anti-pads in inner layers?
|
|
7
|
3429
|
March 15, 2020
|
|
Getting error when trying to export specctra.dsn file (solved)
|
|
6
|
6501
|
August 9, 2017
|
|
Test point footprint - does such a part exist?
|
|
7
|
6078
|
February 15, 2017
|
|
Concentric circular zones
|
|
7
|
6081
|
November 24, 2018
|
|
Getting hollow tracks
|
|
5
|
2219
|
April 5, 2021
|
|
Edit component properties as a table
|
|
6
|
6493
|
May 8, 2018
|
|
Looking for HC-06, L293D schematic and footprint
|
|
4
|
7682
|
April 21, 2015
|
|
Hide/Show Copper Zone
|
|
3
|
8570
|
March 15, 2016
|
|
How to generate a Pick n Place file?
|
|
3
|
8562
|
August 19, 2018
|
|
How to convert a 2 layer pcb into 4 layer
|
|
6
|
6464
|
February 18, 2019
|
|
How to totally remove KiCad from Linux?
|
|
8
|
5694
|
October 11, 2023
|
|
AC motors simulation (1 phase & 3 phase)
|
|
4
|
7628
|
September 20, 2019
|
|
KiCad 8.0 - Creating a new symbol
|
|
3
|
8537
|
September 6, 2024
|
|
Selecting track segments of the active layer only
|
|
8
|
5685
|
June 6, 2019
|
|
How to count components on Top and bottom layer?
|
|
2
|
3113
|
February 14, 2018
|
|
Move and Swap Layer
|
|
5
|
6952
|
October 27, 2018
|
|
To much design in pcb-design?
|
|
4
|
2405
|
June 16, 2017
|
|
How to fine tune print scaling on a Brother MFC-L9570CDW
|
|
7
|
3381
|
April 20, 2021
|
