KiCad 2020 End of Year Fund Drive
|
|
6
|
1397
|
December 3, 2022
|
Discussion of "Part Number" custom field workflow: field visibility, general ergonomics
|
|
12
|
323
|
June 20, 2025
|
tEDAxRingdove and PCB Routers
|
|
10
|
352
|
July 8, 2025
|
ERC Reports False Errors KiCad 8.x and 9.x
|
|
10
|
355
|
July 7, 2025
|
Redundant track remover overrides locked flag on tracks
|
|
10
|
354
|
August 15, 2025
|
Single Pin connected to filled zone in dual row connector
|
|
10
|
354
|
June 22, 2025
|
GND getting ERC errors and warning
|
|
10
|
347
|
April 26, 2025
|
Part ss having the value from schematic
|
|
16
|
280
|
April 9, 2025
|
Crosshair line display PCB
|
|
9
|
362
|
February 9, 2025
|
Multi-unit part with dissimilar unit values
|
|
11
|
330
|
June 30, 2025
|
Dual FET LS489A SOT-23 6L footprint
|
|
14
|
299
|
July 28, 2025
|
Add ISA edge connectors to existing project
|
|
9
|
364
|
June 8, 2025
|
Can fills be edited numerically?
|
|
11
|
327
|
April 4, 2025
|
PWR_FLAG connection through resistor ERC error
|
|
11
|
325
|
August 5, 2025
|
Manual routing parts of a wire (not interactive)
|
|
10
|
339
|
February 17, 2025
|
Where is the updated documentation about Python scripting
|
|
11
|
331
|
August 11, 2025
|
GND plane(copper pour) creates weird design around GND pad
|
|
9
|
352
|
May 31, 2025
|
Schematic design
|
|
9
|
351
|
January 15, 2025
|
Jobsets: Relative paths
|
|
10
|
333
|
June 17, 2025
|
DRC Custom rules
|
|
11
|
318
|
July 14, 2025
|
Title: Equipotential classes do not appear even though nets are present to
|
|
20
|
238
|
August 12, 2025
|
Why is My hierarchy navigator in a separate floating window
|
|
9
|
344
|
July 12, 2025
|
Cannot select footprints when view preset: dimmed/hidden
|
|
9
|
341
|
May 6, 2025
|
How to set either simulation duration or number of pulses (np)
|
|
11
|
304
|
June 22, 2025
|
Question about tolerances for a footprint
|
|
9
|
336
|
August 10, 2025
|
Placement mode
|
|
22
|
227
|
August 14, 2025
|
Find similar objects
|
|
12
|
298
|
August 15, 2025
|
Courtyard: what is it and how to use, what is the "malformed" error
|
|
0
|
18646
|
October 1, 2022
|
I cant find the silkscreen layer?
|
|
9
|
332
|
April 3, 2025
|
Stuck on how to reduce the size of my PCB
|
|
10
|
319
|
July 30, 2025
|
Board2Pdf scale to fit not working for fabrication layers
|
|
10
|
315
|
July 1, 2025
|
Missing connection/ net for "OUT"?
|
|
14
|
272
|
July 2, 2025
|
Beginner Question: Do I need copper fill if the PCB has no GND?
|
|
9
|
336
|
July 24, 2025
|
Blind/Buried Via About Help
|
|
10
|
309
|
June 11, 2025
|
Kicad8 Error: Padstack is not valid (Pad has no layer)
|
|
11
|
296
|
August 2, 2025
|
Slash netnames in imported Eagle project?
|
|
9
|
324
|
June 14, 2025
|
Multi-channel does not copy filled zones associated with reference nets to target rule areas
|
|
9
|
326
|
June 13, 2025
|
Fabrication tool kit generate old version of Gerber's and BOM
|
|
10
|
310
|
July 13, 2025
|
Unexpected Kicad shutdown when opening schematic editor
|
|
9
|
320
|
May 27, 2025
|
How to get a downloaded symbol, footprint or full library into KiCad version 5?
|
|
0
|
100404
|
October 21, 2019
|
Tube amp schematic to pcb
|
|
9
|
319
|
June 9, 2025
|
Issues with solder pad clearance
|
|
9
|
315
|
July 27, 2025
|
Netlist Connecting
|
|
10
|
298
|
June 13, 2025
|
Alternate KiCad Library
|
|
6
|
3720
|
August 2, 2021
|
Failedl DC Simulation of LM317 regulator
|
|
9
|
311
|
August 22, 2025
|
doAnalyses: TRAN: Timestep too small; initial timepoint: trouble with node "probe_int_probe_int_net-_u1-_on/off__xu1_5_xu1_5" run simulation(s) aborted
|
|
9
|
312
|
July 24, 2025
|
Not working 555 simulation
|
|
11
|
276
|
June 13, 2025
|
Copy paste creates scripts
|
|
9
|
299
|
November 7, 2024
|
Old Man Question: Changing font size in Appearance/Properties UI windows? (MAC)
|
|
12
|
256
|
July 30, 2025
|
"circuit not parsed." trying to simulate
|
|
11
|
270
|
August 1, 2025
|