After a system restart, the PCD editor is not showing footprints or copper traces
|
|
2
|
280
|
May 28, 2025
|
Pcb design help
|
|
2
|
408
|
March 7, 2025
|
How to Implement Via Fencing Along an Inclined Trace in kicad 8 in KiCad?
|
|
2
|
381
|
May 13, 2025
|
Documentation beyond routing
|
|
2
|
352
|
April 16, 2025
|
Missing footprint libraries in KIcad 8
|
|
2
|
354
|
November 23, 2024
|
KiCAD v9.0.2 importing hierachical LTspice projects: some bugs
|
|
4
|
235
|
August 6, 2025
|
If sharing diagrams... what is the best approach?
|
|
4
|
248
|
July 27, 2025
|
Electrical Rule Check for one sheet only possible?
|
|
2
|
355
|
March 21, 2025
|
Remove '/' prefix from netnames in spice netlist
|
|
2
|
358
|
March 10, 2025
|
How to add components to schematic programmatically
|
|
3
|
289
|
July 27, 2025
|
Custom rule to disallow certain vias in area not working
|
|
5
|
206
|
August 18, 2025
|
How to snap arc centre to origin
|
|
5
|
212
|
July 28, 2025
|
Unable to Save New Project/Schematic
|
|
4
|
233
|
June 23, 2025
|
Change differential pair dimensions of existing board
|
|
2
|
359
|
June 29, 2025
|
Storing my projects in github - KiCad keeps updating kicad_pro file
|
|
5
|
179
|
August 5, 2025
|
Mosfet Simulation
|
|
3
|
328
|
July 6, 2025
|
Multiple busses from one signal
|
|
3
|
281
|
April 14, 2025
|
France : Nantes ou Bordeaux
|
|
3
|
273
|
April 14, 2025
|
Kicad footprints pad
|
|
4
|
217
|
August 1, 2025
|
Simulate power simbol
|
|
2
|
332
|
December 18, 2024
|
Kicad error (hole clearance, board edge, rear solder mask bridges, etc)
|
|
3
|
300
|
February 22, 2025
|
Need Help Deciphering Layout Specs
|
|
3
|
409
|
October 23, 2024
|
How to Highlight all nets connected to a particular pin
|
|
4
|
213
|
July 23, 2025
|
Is it possible to draw a filled rectangle in drawing sheet editor?
|
|
4
|
256
|
May 22, 2025
|
[SOLVED] Where has Export as SVG moved to in KiCad 9?
|
|
3
|
263
|
August 1, 2025
|
I Want Copper to Copper DRC errors for unconnected copper polygons
|
|
5
|
182
|
June 4, 2025
|
Phantom component on PCB but not schematic
|
|
3
|
237
|
July 4, 2025
|
Tune length incorrect on some tracks
|
|
3
|
271
|
June 24, 2025
|
Installing BS4
|
|
2
|
325
|
August 10, 2025
|
How do I connect my GND copper pour on signal layer with my GND plane on a 4 layer board?
|
|
2
|
344
|
April 24, 2025
|
PCB Editor: how to update a table created with Place -> Add Stackup Table tool
|
|
3
|
319
|
August 19, 2025
|
Adding Net connection in Footprint editor
|
|
2
|
347
|
July 8, 2025
|
How do I make exposed copper?
|
|
2
|
370
|
April 17, 2025
|
Bulk Label/pin paster possible enhancement
|
|
2
|
328
|
February 16, 2025
|
Changed from DIP to SOIC and Pads are all red
|
|
4
|
245
|
May 22, 2025
|
TI AMC1200 PSPICE file incompatibility with KiCad
|
|
3
|
298
|
June 1, 2025
|
PCB Footprints are not coming to layout window while importing from schematic
|
|
4
|
257
|
July 2, 2025
|
Pads and footprints not aligned (large spacing between them in PCB editor)
|
|
2
|
332
|
February 10, 2025
|
Footprint exists and is linked but not found on update PCB
|
|
5
|
183
|
June 14, 2025
|
PI regulator
|
|
4
|
228
|
August 17, 2025
|
DRC bug or am I being silly?
|
|
4
|
193
|
August 4, 2025
|
Standard logic libraries: only DIP footprint filters?
|
|
4
|
241
|
June 14, 2025
|
Is it correct the calculation of Board thickness from stackup?
|
|
3
|
255
|
August 11, 2025
|
How to delete a shared value of serveral selected items?
|
|
3
|
309
|
June 8, 2025
|
Net labels while wiring
|
|
3
|
273
|
May 27, 2025
|
Choose Symbol based on database does not allow filtering
|
|
3
|
300
|
March 6, 2025
|
Inability to Change Track and Via Width in Bulk Editing Mode: Filter Settings Malfunction
|
|
2
|
346
|
January 6, 2025
|
How to show holes in a part's footprint without putting holes in the board?
|
|
2
|
338
|
December 24, 2024
|
Artifacts in Swept Frequency Plot
|
|
4
|
248
|
July 30, 2025
|
Connection between busses
|
|
4
|
232
|
May 22, 2025
|