|
I have an Outline and Vias and Connections to the Vias
|
|
9
|
346
|
May 4, 2025
|
|
How to write custom drc for solder mask aperture bridging nets
|
|
1
|
255
|
May 4, 2025
|
|
Foorprint ${REFERNCE} property on F.Fab is always visible
|
|
2
|
298
|
May 4, 2025
|
|
Plotting GERBERS trigger File update indication
|
|
2
|
189
|
May 4, 2025
|
|
Add non-plated hole directly to PCB layout
|
|
9
|
669
|
May 4, 2025
|
|
How does "update PCB from schematic" work exactly?
|
|
4
|
679
|
May 3, 2025
|
|
Centered plot
|
|
3
|
253
|
May 3, 2025
|
|
User hotkeys are not loaded
|
|
3
|
201
|
May 3, 2025
|
|
Ratsnest not showing, but when i trace or move component it shows
|
|
2
|
184
|
May 3, 2025
|
|
Automatism prevents propper connection
|
|
3
|
173
|
May 2, 2025
|
|
9.0.0 RC2 Gray track when placing tracks
|
|
4
|
457
|
May 2, 2025
|
|
Snapping to pad centers when measuring
|
|
4
|
480
|
May 1, 2025
|
|
Filled areas
|
|
3
|
205
|
May 1, 2025
|
|
Edge Connector Design: Precise Pad Positioning
|
|
9
|
472
|
May 1, 2025
|
|
Parametric pcb traces
|
|
15
|
746
|
May 1, 2025
|
|
Schematic - PCB - Breadboard
|
|
26
|
1620
|
May 1, 2025
|
|
Square vias?
|
|
18
|
1014
|
April 30, 2025
|
|
How to Use the 'Tune Differential Pair Skew' Tool to Match Trace Lengths?
|
|
11
|
451
|
April 30, 2025
|
|
GenCAD Fiducial Generation Problems
|
|
13
|
553
|
January 30, 2025
|
|
Copper to edge cut hole clearance not working
|
|
2
|
314
|
April 29, 2025
|
|
GenCAD generates a new shape for each footprint when option is unchecked
|
|
2
|
264
|
April 29, 2025
|
|
Clearance for via fencing in RF signals
|
|
2
|
282
|
April 27, 2025
|
|
Import 3D models into board file in v9
|
|
3
|
461
|
April 29, 2025
|
|
Help can't scales pcb size in pdf to real size on print by laser printer?
|
|
29
|
1430
|
April 29, 2025
|
|
Make changes to PCB but keep previous layout
|
|
5
|
429
|
April 28, 2025
|
|
Kicad Footprint creating
|
|
3
|
260
|
April 28, 2025
|
|
Cannot create via with "V" key when routing
|
|
25
|
620
|
April 28, 2025
|
|
Re-associate components after Array
|
|
3
|
274
|
April 27, 2025
|
|
Why aren't the included/exported step files compressed
|
|
5
|
533
|
April 27, 2025
|
|
Smaller clearance near the component
|
|
5
|
425
|
April 27, 2025
|
