|
How and where does KiCAD remember Gerber Plotting settings?
|
|
17
|
882
|
January 23, 2025
|
|
Need help dealing with 4* rotary switch + AudioJack2
|
|
4
|
416
|
January 23, 2025
|
|
Simulating S-domain transfer functions
|
|
2
|
433
|
January 22, 2025
|
|
How to include Distributor fields into BOM?
|
|
14
|
862
|
January 23, 2025
|
|
Updating anything in Extension Manager segfaults
|
|
1
|
274
|
January 23, 2025
|
|
How do I find missing connections between ground planes?
|
|
25
|
1048
|
January 22, 2025
|
|
How to search and replace footprints and symbols?
|
|
6
|
455
|
January 22, 2025
|
|
Allegro Netlister and Footprint Filters not working as intended?
|
|
3
|
589
|
January 22, 2025
|
|
How generet the centroid file o (pick and place file) from file gerber
|
|
9
|
1903
|
January 22, 2025
|
|
How to extract courtyard polygon using python
|
|
4
|
368
|
January 22, 2025
|
|
Bulk Update of Dimension Style
|
|
6
|
530
|
January 21, 2025
|
|
PCB/Track and via Edit Window size
|
|
12
|
509
|
January 21, 2025
|
|
Installing old version 7 does not work correctly
|
|
3
|
276
|
January 21, 2025
|
|
I cannot associate a footprint to a symbol in KiCAD 8.0.5
|
|
3
|
860
|
January 21, 2025
|
|
Intellectual Property matter using a Plugin
|
|
3
|
336
|
January 21, 2025
|
|
Downgrade 2 .sch files
|
|
4
|
498
|
January 21, 2025
|
|
Plotting to PDF, Color, Line width Control
|
|
4
|
528
|
January 20, 2025
|
|
Need Help Deciphering Layout Specs
|
|
3
|
373
|
October 23, 2024
|
|
Multiple vias on nets
|
|
19
|
1177
|
January 20, 2025
|
|
Adding a 2nd hotkey for the same action
|
|
4
|
431
|
January 20, 2025
|
|
How to Share Documentation Layers Only
|
|
6
|
339
|
January 20, 2025
|
|
Lasso selection
|
|
14
|
727
|
January 20, 2025
|
|
Custom rule copper zone to itself clearance
|
|
1
|
306
|
January 20, 2025
|
|
Why is the annular ring size is not dia-drill?
|
|
2
|
252
|
January 20, 2025
|
|
Cannot register hotkey to Exclude DRC violation
|
|
1
|
287
|
January 20, 2025
|
|
Create Fabmaster
|
|
11
|
788
|
January 20, 2025
|
|
Why doesn't the pcb show a netlist connection?
|
|
17
|
640
|
January 20, 2025
|
|
How spice directive to add user defined signals
|
|
8
|
1724
|
October 24, 2024
|
|
Help with VCO circuit simulation
|
|
6
|
922
|
January 11, 2025
|
|
Cli ERC/DRC gives different output than running manually in GUI
|
|
5
|
459
|
January 19, 2025
|
