|
Show 'actual clearance' for same-net pads/traces in interface
|
|
1
|
111
|
July 4, 2025
|
|
Swapping symbol without breaking layout?
|
|
2
|
131
|
July 4, 2025
|
|
...Track not following a move
|
|
7
|
249
|
July 4, 2025
|
|
Phantom component on PCB but not schematic
|
|
3
|
146
|
July 4, 2025
|
|
Length matching single ended buses
|
|
6
|
198
|
July 3, 2025
|
|
Move with Reference and Grid Origin broken in 9+
|
|
5
|
214
|
July 3, 2025
|
|
Solder mask openings with multiple segments DFM Error
|
|
7
|
123
|
July 3, 2025
|
|
SS54 shottky diode footprint?
|
|
18
|
402
|
July 3, 2025
|
|
Disappearing footprints when dimming layers
|
|
8
|
184
|
July 3, 2025
|
|
Footprint Assignments Yellowed and Won't Save
|
|
5
|
118
|
July 2, 2025
|
|
PCB Footprints are not coming to layout window while importing from schematic
|
|
4
|
197
|
July 2, 2025
|
|
How to move a group of objects by a fixed amount in footprint edidtor?
|
|
6
|
165
|
July 2, 2025
|
|
Is there a way to get a listing of all the parts with their 3D models
|
|
2
|
131
|
July 1, 2025
|
|
Functional 3D Model not visible
|
|
10
|
251
|
July 1, 2025
|
|
Can I convert a board outline to a rule area?
|
|
8
|
216
|
July 1, 2025
|
|
Error when updating PCB from schematic
|
|
4
|
163
|
July 1, 2025
|
|
How to correctly work with components which are placed in the sockets
|
|
1
|
148
|
June 30, 2025
|
|
Error Missing Connection Between items,but all are connected
|
|
2
|
121
|
June 30, 2025
|
|
How to link an existing schematic and pcb layout together
|
|
19
|
550
|
June 30, 2025
|
|
ESP32 Footprint DRC Warning
|
|
7
|
145
|
June 30, 2025
|
|
Additive solder mask
|
|
9
|
569
|
June 30, 2025
|
|
Wires not connected while routing
|
|
13
|
287
|
June 29, 2025
|
|
Netclass nets always highlighted
|
|
3
|
161
|
June 29, 2025
|
|
Why doesn't KiCAD have constrained dimensioning?
|
|
18
|
583
|
June 28, 2025
|
|
Alternative line font?
|
|
1
|
156
|
June 28, 2025
|
|
Any way to subtract one Gerber from another?
|
|
8
|
232
|
June 27, 2025
|
|
Copper Zone Clearance Not Respecting Default Design-Rule Clearance in KiCad
|
|
1
|
132
|
June 27, 2025
|
|
PCB DRC test headache
|
|
39
|
648
|
June 27, 2025
|
|
Enclosure drawing filled purple
|
|
4
|
159
|
June 27, 2025
|
|
Unable to connect two ends of the same signal
|
|
9
|
357
|
June 26, 2025
|