|
Direct heatsink copper core pcb
|
|
3
|
327
|
June 14, 2025
|
|
Issue: Pins Not Filled in KiCad PCB Editor – How to Fix?
|
|
3
|
217
|
June 14, 2025
|
|
Netlist issues with Net-Ties
|
|
19
|
385
|
June 13, 2025
|
|
Multi-channel does not copy filled zones associated with reference nets to target rule areas
|
|
9
|
261
|
June 13, 2025
|
|
Walkaround getting stuck on some parts?
|
|
4
|
239
|
June 13, 2025
|
|
Compare Footprint with Library, for whole PCB
|
|
3
|
301
|
June 13, 2025
|
|
FEM Voltage drop simulator
|
|
36
|
2904
|
June 13, 2025
|
|
Editing copper pour
|
|
6
|
246
|
June 12, 2025
|
|
Pins of two footprints overlaying but no DRC error?
|
|
14
|
495
|
June 12, 2025
|
|
Gerber output without solder mask on tracks
|
|
6
|
228
|
June 12, 2025
|
|
Adding solder mask to a pad
|
|
13
|
551
|
June 12, 2025
|
|
Magnetic points not snapping with copper zone
|
|
3
|
260
|
June 12, 2025
|
|
Importing KiCAD-generated Gerbers into Ansys HFSS
|
|
2
|
341
|
June 12, 2025
|
|
Blind/Buried Via About Help
|
|
10
|
236
|
June 11, 2025
|
|
Hilighting net in PCB layout by name
|
|
3
|
181
|
June 11, 2025
|
|
Kicad9, no right inport from eagle cad
|
|
8
|
328
|
June 11, 2025
|
|
Is it a matter of tuning length of a differential pair?
|
|
2
|
381
|
June 11, 2025
|
|
Regarding Clearances
|
|
5
|
346
|
June 11, 2025
|
|
Enforce minimum connection width in filled areas
|
|
5
|
536
|
June 11, 2025
|
|
Vias through different layers
|
|
3
|
177
|
June 11, 2025
|
|
OpenCASCADE error while exporting step file
|
|
8
|
465
|
June 11, 2025
|
|
Novel (?) Combi Footprint and symbol using it
|
|
8
|
426
|
June 10, 2025
|
|
Unable to get Multichannel working
|
|
9
|
253
|
June 10, 2025
|
|
Topology mismatch not allowing Repeat Layout function
|
|
10
|
799
|
June 10, 2025
|
|
nRF52840-CKAA WLCSP-93 via in pad help
|
|
3
|
244
|
June 10, 2025
|
|
Footprints and Symbols source?
|
|
4
|
564
|
June 10, 2025
|
|
Warning for Copper connection too narrow
|
|
11
|
523
|
June 10, 2025
|
|
Symbols and footprint kicad ver 6+ files for RV7L020GNTCR1 (RoHM semiconductor)
|
|
2
|
273
|
June 9, 2025
|
|
Is there a "standard" resistor/capacitor footprint?
|
|
26
|
1524
|
March 14, 2025
|
|
Getting tolerances/clearances from Altium board
|
|
8
|
436
|
June 9, 2025
|
