Track thickness

Layout
1

I know this topic has already been discuss but I don’t find any satisfied answer probably because I am noob. I am using Kicad 7.

I have a QFN 32 pins with pads thickness 0.2mm (Analog). I want to route for instance a power track -12V where I have assign a net classe with 0.381 mm thickness and 0.381 mm isolation for the general usage in my board. I would like to have a segment with 0,2 mm thickness and 0.2mm isolation. I face a DRC violation which I understand but how to exceed this violation.

thanks to expert people.

2

but I don’t find any satisfied answer

maybe there is no satisfying answer.

There is some ambiguity in your question:

  • do you have problems during routing to the QFN? → Use the “Highlight collisions” router mode (Route–>Interactive router settings–>highlight collisions, and enable “allow drc violations” checkbox
  • do you have problems with DRC-markers after running the drc:
    • just ignore the violations (you know it’s ok)
    • more sophisticated: after running the DRC: exclude violations
    • even more sophisticated: write your own custom rule for this specific case:
      I’m no expert in custom rules, but I think somethink like this this could work:
      • draw a rule-area around the QFN, give that area a name
      • custom rule with condition “intersectsarea” and constraint clearance/width == reduced QFN values
      • look also for the custom rule example “BGA neckdown” (see Boear setup–>custom rules–>syntax help)
3

Thank you I think you have answer to my question by using allow drc collision with hightlight collision.

4

This topic was automatically closed 90 days after the last reply. New replies are no longer allowed.