Specific layout requirements of the Ethernet port

I think i resolved the problem :

i rotate the PHY chip, so i reduced the length and no VIA at all in the (Rx+/- , Tx+/-) traces.
and the crystal i bring it close to the PHY and no VIA too.

its takes me a half day to do all this.