I have a chip with 3 power pins that are connected by a fill. For some reason one pair of pins still has a ratline even though the connection is made. Even more baffilng is that at the bottom of the chip there are 3 more and they don’t have the problem.
I have this in other places too, where what appears to be a ratline happens even though the connection
is made by a fill with the correct node ID.