I can’t think of anything other than the following solution, which I find somewhat cumbersome.
I would find it very useful to have some option similar to, for example, assignment in VHDL, which allows you to slice a signal and connect it to another bus.