(SOLVED) How to solve DRC violations for planar spiral inductor footprint

Layout Footprints
1

I’m a complete newbie to KiCAD so hi all. I’m wrestling with getting rid of DRC errors in a planar spiral inductor footprint generated using a python script. At the moment I’m getting these clearance errors from a PTH (well, via, but I guess you cannot use a via in a footprint from what I’ve seen so far)

image
image1920×1294 244 KB

If I go to edit the footprint, I can go to the PTH properties, but then setting pad clearance to -ve also does nothing to remove the DRC error.

image
image1920×1874 281 KB

I’m also getting clearance errors from the pads

image
image1920×1087 159 KB

Have spent hours poking settings to no avail. Sorry to bother everyone, but any help in clearing this up would be super appreciated. The only thing in the schematic is this one inductor.

I guess this is totally bending design intent by using shapes to represent actual wires, so then the software has no idea what is supposed to be connected to what in terms of electrical connections, so it there a way to at least omit this footprint from the DRC entirely?

2

If you are under 7.x you can use this new feature (Pad groups allowed to short different nets):

image
image1510×958 79.5 KB

this is similar (NFC antenna)

1 Like
3

Go Claudio!!!

image

1 Like
4

Some time ago I experimented a bit with it in the thread below. I also uploaded a small test project there.

I think the trick is to use pads as via’s, and in combination with the net tie thing.
Apparently Claudio’s answer was already sufficient :slight_smile:

1 Like
5

This topic was automatically closed 90 days after the last reply. New replies are no longer allowed.