Is there a way to do this? Background is, that if there is silkscreen underneath components it might lead to issues during manufacturing (for example: Legend Print Clipping for Assembly - Eurocircuits) and so I was wondering how I could check this upfront.
Wouldnât make much sense in my opinion, as the courtyard usually extends beyond the components physical borders, to an area where you normally would place the components silkscreen itself (Reference designator, pin 1 indicator, soldering helps etc.).
More sense would make a check against the Fab-Layer, as this is meant to be the physical dimensions of the package. However this is not implemented (yet), if you want it, you can create a feature request issue on KiCads Gitlab.
The problem wit fab layer would be that it can have anything in it. Courtyard is expected to have only one continuous outline for each footprint and nothing else. It would be impossible to do âinside detectionâ for fab layer.
And pads usually stick out beyond that and they also âdonât likeâ silkscreen.
My solution is that I use only my own footprints. Carefully checked once are valid forever
pads have their own silkscreen detection test in DRC, so there you donât need it.
This doesnât help with OPs problem, because the silkscreen of one component can interfere anytime with another, independent on how clever it is set in the footprint.
âwill have all legend clipped within a +2.00mm radius of each padâ
That would strip most silkscreen from some of my boards.
This topic was automatically closed 90 days after the last reply. New replies are no longer allowed.