Others may know better, but I do not believe this is possible at the moment. I have a board with a 0.8mm BGA requiring differential escape routing with different DRC rules within the BGA footprint than outside of it per the PCB house process. I had to bounce the nets between two classes. It would be nice to setup DRC per region or layer.
Off to look if there is a feature request posted for this…